



IFW

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Patent Application of

Dittman

Serial No.: 10/776,788

Filed: February 11, 2004

For: DATA PACKET PROCESSING

Date: November 17, 2004

Group Art Unit: 2171

Examiner: Not yet assigned

Docket No.: CH920020039US1

Commissioner for Patents
P. O. Box 1450
Alexandria, VA 22313-1450

CERTIFICATE OF MAILING UNDER 37 CFR 1.8 (a)

I hereby certify that the attached correspondence comprising:

Submission of Priority Document
Certified Copy of European Patent Application No. 03405079.9
Acknowledgment Postcard

is being deposited with the United States Postal Service as first class mail in an envelope addressed to:

**Commissioner for Patents
P. O. Box 1450
Alexandria, VA 22313-1450**

On November 18, 2004

Allison Berkman
(Type or printed name of person mailing paper or fee)

Allison Berkman
(Signature of person mailing paper or fee)

THIS PAGE BLANK (USPTO)



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Re Patent Application of

Dittman

Serial No.: 10/776,788

Filed: February 11, 2004

For: DATA PACKET PROCESSING

Date: November 17, 2004

Group Art Unit: 2171

Examiner: Not yet assigned

Docket No.: CH920020039US1

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

SUBMISSION OF PRIORITY DOCUMENT

Sir:

Enclosed herewith is a certified copy of European Application No. 03405079.9 filed February 12, 2003, in support of applicant's claim to priority under 35 U.S.C. 119.

Respectfully submitted,

By

Louis P. Herzberg
Reg. No. 41,500
Phone No. (914) 945-2885

IBM Corporation
Intellectual Property Law Dept.
P.O. Box 218
Yorktown Heights, NY 10598

THIS PAGE BLANK (USPTO)



**Europäisches
Patentamt**

**European
Patent Office**

**Office européen
des brevets**

Bescheinigung

Certificate

Attestation

Die angehefteten Unterlagen stimmen mit der ursprünglich eingereichten Fassung der auf dem nächsten Blatt bezeichneten europäischen Patentanmeldung überein.

The attached documents are exact copies of the European patent application described on the following page, as originally filed.

Les documents fixés à cette attestation sont conformes à la version initialement déposée de la demande de brevet européen spécifiée à la page suivante.

Patentanmeldung Nr. Patent application No. Demande de brevet n°

03405079.9

**CERTIFIED COPY OF
PRIORITY DOCUMENT**

Der Präsident des Europäischen Patentamts;
Im Auftrag

For the President of the European Patent Office

Le Président de l'Office européen des brevets
p.o.

R C van Dijk

THIS PAGE BLANK (USPTO)



Anmeldung Nr:
Application no.: 03405079.9
Demande no:

Anmeldetag:
Date of filing: 12.02.03
Date de dépôt:

Anmelder/Applicant(s)/Demandeur(s):

International Business Machines Corporation
New Orchard Road
Armonk, NY 10504
ETATS-UNIS D'AMERIQUE

Bezeichnung der Erfindung/Title of the invention/Titre de l'invention:
(Falls die Bezeichnung der Erfindung nicht angegeben ist, siehe Beschreibung.
If no title is shown please refer to the description.
Si aucun titre n'est indiqué se référer à la description.)

Data packet processing

In Anspruch genommene Priorität(en) / Priority(ies) claimed /Priorité(s)
revendiquée(s)
Staat/Tag/Aktenzeichen/State/Date/File no./Pays/Date/Numéro de dépôt:

Internationale Patentklassifikation/International Patent Classification/
Classification internationale des brevets:

H04L12/56

Am Anmeldetag benannte Vertragstaaten/Contracting states designated at date of
filing/Etats contractants désignées lors du dépôt:

AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL
PT SE SI SK TR LI

THIS PAGE BLANK (USPTO)

Description

DATA PACKET PROCESSING

5 The present invention is related to a data packet processing device for processing data packets and a method thereto.

One of the major challenges in processor design is the optimization of the access latency to external memories. Access
10 latency is the time used by the processor to transmit data via an interface to the external memory or receive data from the external memory via the interface. Furthermore, external memories often comprise DRAM memories which usually are slow memory devices having a long access latency.

15 To speed up the access time for data packets, an internal on-chip memory is usually provided to buffer parts of the content of the slower external memory. This process is called "caching" and the internal on-chip memory is called a "cache".

20 The cache replacement strategies commonly used in general purpose processors (GPP) are not appropriate for network processors (NP) as the data access patterns of NP applications differ significantly from GPP applications. In general purpose
25 processors the cache is provided with data from addresses following the address actually being processed.

The data access patterns for network processors differs therefrom as the data packet are received from a network
30 continuously and the execution priority is determined after reception of a data packet. Thus the memory addresses of the data packets to be cached are independent from one another. Furthermore the memory access has to be very flexible as the data packet to be accessed next can change with every newly
35 received data packet.

The principle of speeding up data access by means of a memory hierarchy has been integral to computers for a long time. All

major general purpose processors today use on-chip caches. Possible cache replacement strategies include FIFO, LRU and random.

5 In the documents US 5,651,002 and US 5,787,255, methods are described to store packet headers in faster SRAMs while storing the user data parts of packets the in DRAMs. Often, there is no clear distinction between header and user data. Thus, a system that speeds up access to only a small part of the packet is not
10 appropriate to speed up the processing of the whole data packet.

Therefore, it is an object of the present invention to provide a smart processing strategy for a data packet processing
15 device, especially for a data packet processing device to be located in a network.

The above-mentioned object is solved by the data packet processing device according to claim 1 and the method for
20 processing data packets according to claim 6.

According to a first embodiment of the present invention, a data packet processing device for processing data packets received from a network is provided. The data packet processing
25 device includes a processor for processing said data packets. An interface is operated to transmit data packets to and from an external memory. A scheduler assigns priority information to typically each of the received data packets, wherein the priority information determines an order of the data packets to
30 be processed. The data packet processing device further includes an internal memory to store data packets. A memory manager is provided operable to cause storing data packets in the external memory and to provide data packets in the internal memory for processing in the processor. Depending on the
35 priority information of the data packets, the memory manager provides the respective data packets assigned by the respective priority information in the internal memory for being processed by the processor.

In conventional data packet processing devices, the scheduling means is provided to determine the priority of each of the received data packets to find out which data packet should be processed next by the processing means. Furthermore, in conventional general processing devices, internal memories, e.g. caches are provided to speed up the accessing of data by the processing means. Usually, an internal memory is controlled by its own cache controllers which decides by itself what data should be preloaded and buffered in the internal memory.

The present invention now proposes that information about the priority of the received data packets given by the scheduling means can be used by the controller for the internal memory. The internal memory is preloaded with one or more data packets from the external memory depending on the priority information of the respective data packet, or is preloaded with one or more data packets which are to be transferred to the external memory for storage purposes, but now are kept stored in the internal memory due to high priority which means that they are to be processed next.

The present invention has the advantage that data packets are not preloaded in the internal memory in a manner known from GPP which is not related to the priority of the respective data packet. As it is determined by the scheduler, the order of the processing of the data packets can be used to store the data packets in the internal memory to be processed next.

Preferably, the memory manager loads a data packet stored in the external memory into the internal memory depending on the priority information of this data packet. This has the advantage that the data packets having the highest priority of all received data packets are transferred to the internal memory to be processed as one of the next.

The memory manager can also transmit a received data packet from the internal memory to the external memory depending on

the priority information of the data packet. As the received data packets are usually stored in the internal memory, a decision has to be made if the data packet should be kept stored in the internal memory or be transferred to the external
5 memory to be stored in order to allow a quicker data packet receipt. While the data packet is kept in the internal memory if the priority is high and consequently it is to be processed as one of the next, the data packet is transferred to the external memory if the priority is low.

10 The internal memory has a size to store a number x of data packets to be processed by the processing means, wherein the priority of a data packet is high if the assigned priority information indicates that the data packet is within the next x
15 - 1 ones to be processed. The priority of a data packet is low if the assigned priority information indicates that the data packet is not within the next $x - 1$ ones to be processed. This allows an intensive use of the provided internal memory, which allows an optimization of the access of data packets.

20 According to another embodiment of the present invention, a method for processing data packets is provided. The data packets which are received from the network are processed, whereby a priority information is assigned to the received data
25 packets. The priority information determines an order of the data packets to be processed. The received data packets are stored in a fast accessible memory, wherein depending on the priority information of the received data packets, the respective data packets are provided in the fast accessible
30 memory for being processed or transferred from a fast accessible memory to a main memory.

The method according to the present invention provides an optimized caching of data packets in a fast accessible memory,
35 e.g. a cache memory or another on-chip memory, which is also called internal memory. While conventional methods of caching data are directed to preload data at addresses following to the actually executed address, the method according to the present

invention provides an option to use the priority information determined by the scheduling means not only for determining the order in which the data packets are provided to the processing means but also to determine the data packets that are to be
5 available in the fast accessible memory.

To provide the respective data packets in the fast accessible memory, the respective data packet has to be transferred from the main memory - which can be a memory on a separate chip,
10 also called external memory - to the fast accessible memory if the data packet is stored in the main memory. If the data packet is already stored in the fast accessible memory, the respective data packets should be kept stored in the fast accessible memory and not be transmitted to the main memory.
15 Thus, it is possible that data packets received recently are not transferred to the main memory and then back to the fast accessible memory, but are kept stored in the fast accessible memory, since their priority is high and it is to be processed as one of the next data packets.

20 For a better understanding of the present invention, together with other further features and advantages thereof, reference is made to the following description taken in conjunction with the accompanying drawings.

25 Figure 1 shows the data packet processing device according to an embodiment of the present invention; and

Figures 2a and 2b show flow charts of the method for processing
30 data packets according to another embodiment of the present invention.

In Figure 1 a data packet processing device 1 according to an embodiment of the present invention is shown. The data packet
35 processing device 1 includes a processor 2 to process data packets according to a given program code. The data packets are received from a network 3 via a processor local bus 4.

A memory controller 5 is connected to the processor local bus 4 to receive the data packets from the network 3 and to intermediately store the received data packet in an internal memory 6 or in an external memory 7.

5

The internal memory 6 is a fast accessible memory, a so-called cache memory. Storing the data packet in the internal memory 6 allows a faster receipt of data packets via a (not shown) data interface as the data packets can be stored faster in the internal memory 6 than in the external memory 7.

10

The memory manager 5 is also connected to the external memory 7, which is usually located outside of the data packet processing device. The memory manager 5 and the external memory are connected via an interface 10.

15

Data packets received from the network 3 are normally stored in the fast accessible internal memory 6 and then transferred to the external memory 7 controlled by the memory manager 5. The received data packets are processed by the processor 2, in an order determined by a scheduler 8. Each of the received packets is examined upon receipt by the scheduler 8 and a priority information is assigned to each of the received data packets. The priority information determines whether a data packet has a high or low priority. The processor 2 is always provided by the data packets with the highest priority of all received data packets and after the respective data packet is completely processed, the data packet with the next highest priority is provided to the processor 2.

20

25

30

Before the processor 2 can perform a function to the respective data packets, the data packet has to be loaded into the internal memory 6 from where parts of the data packet or the whole data packet can be accessed faster as it could be if the data packet was stored in the external memory 7.

35

According to the function of the internal memory 6 as a cache, it is desirable that while processing a data packet at least

the next data packet to be processed according to the priority is loaded into the internal memory 6.

A scheduler 8 includes a pointer memory to store links
5 (pointers) to the data packet to be processed next. The order of the pointers in the pointer memory is the order of the respective data packets to be processed next. With the receipt of each data packet from the network 3 the order of pointers is actualized, so that after the processing of one data packet the
10 pointer with the address of the next data packet to be processed is provided to the memory manager 5.

The transfer of data packets from the internal memory 6 to the external memory 7 and from the external memory 7 to the
15 internal memory 6 is controlled by the memory manager 5. This handling of the data packets is normally called caching and is performed to give the processor 2 faster access to the data packets when they are stored in the internal memory 6 as the access of data to the external memory 7 is slower. The
20 provision of the external memory 7 is necessary since the number and the size of the received data packets normally exceeds the capacity of the internal memory 6.

To speed up the data excess by the processor 2 the respective
25 data packet, which is actually processed and preferably the data packet which is to be processed next should be stored in the internal memory 6. The decision which data packet should be loaded into the internal memory 6, is made by the memory manager 5 according to the information in the pointer memory of
30 the scheduler 8. The processing order determined by the priority information given by the scheduler 8 is provided to the memory manager 5 which then controls the preloading of the respective data packets with the highest priority into the internal memory 6.

35 Basically, two options for the further proceedings are possible, depending on where the respective data packet is located. If the respective data packet is stored in the

external memory 7, the data packet is transferred to the internal memory 6 controlled by the memory manager 5. If the respective data packet was just received and stored in the internal memory 6, the transfer of the respective data packet to the external memory 7 is not performed. Instead the respective data packet is kept stored in the internal memory 6.

It can be provided that the internal memory 6 is divided up into two sections. A first write section 61 is used to store (buffer) the data packets just received from the network and waiting for the memory manager 5 to transfer the respective data packet from the write section of the internal memory 6 to the external memory 7. As the access to the write section 61 of the internal memory 6 is faster, normally received data packets are first stored in the internal memory. But storing a received data packet directly in the external memory 7 is also possible.

The second section, the read section 62 is used to provide the data packets with the highest priority to be processed, i.e. the data packet which is actually processed by the processor 2 and the data packet which are to be processed as the next data packets.

If a data packet is stored in the write section 61 and a high priority is indicated by the pointer memory in the scheduler 8, a transfer of the data package from the write section 61 to the read section 62 can be performed. Also a re-declaration of the write section 61 to a read section 62 could be useful. The write section 61 should be large enough to also handle big data packets. Of course also a plurality of write sections 61 can be provided. The read section 61 is subdivided into one segment per pre-fetched data packet. Normally, it should be sufficient to provide two read segments. If more than one processor 2 is connected to the processor local bus, two read segments 62 per processing entity and two read segments to transmit data packets via the network 3 should be sufficient. If the data packet processing speed of the processor 2 is faster than the

preloading of data packets into the internal memory 6 it can be advantageous to arrange more than two read segments 62 per processing entity on the internal memory 6.

5 In the first of the two read segments 62 the data packet that is currently processed is stored and in the second segment of the two segments the data packet that will be processed next is stored. As soon as the processor 2 finishes working on one data packet and requests the next one, the finished packet in the
10 internal memory 6 is replaced by the next packet in line after the now processed packet. It may be possible that the processed data packet is transferred via the network 3 or is stored in the write section 61 or an additional provided write section 61 of the interval memory 6 to be stored in the external memory 7.

15 The internal memory 6 has a size to provide enough memory space for the several data packets to be stored. It is also possible that if the size of the data packets is big, only parts of the data packet are preloaded into the internal memory 6. The
20 bigger the capacity of the internal memory 6, the bigger the parts of the data packets that can be pre-fetched. It is therefore not necessary that complete data packets have to be pre-fetched into the internal memory 6. It is also possible that the memory manager 5 first fetches the head of each data
25 packet. If either the processor 2 has its own data cache or if the application code works only once on each part of a packet, then the memory manager 5 can purge any data from the internal memory 6 that has been read by the processor and replaces it with another part of the data packet.

30 Figures 2a and 2b show flow charts illustrating the method of the present invention. It picturizes the handling of a data packet received from a network 3 by the memory manager 5.

35 Referring to Figure 2a, when a data packet is received from the network 3 (step S1), it is controlled by the memory manager 5 directly stored in the internal memory 6, preferably in the write section 61 of the internal memory 6 (step S2). While

transferring the received data packet to the internal memory 6, the scheduler 8 determines the priority of the received data packet and provides priority information assigned to the respective data packet. The priority information of the received data packet and the priority information of the stored data packets are taken into account - if the priority information of the received data packet is not self-explanatory - to determine an order in which the data packets should be processed preferably. The order of the respective data packet indicates if the priority of the data packet is high or low (step S3).

If the priority of the data packet is high (step S4), the received data packet is kept in the internal memory 6 to be processed as one of the next data packets. In the next step S5 the write section 61 of the internal memory 6 is re-declared to a read section or the data packet is copied from the write section 61 to the read section 62 to be provided to the processor 2 to be processed as one of the next data packets. If the write section is re-declared to a read section 62, an available read section 62 has to be defined as a write section so that the internal memory 6 provides enough buffer capacity for incoming data packets.

If the priority of the data packet is not high (step S4) in the step S6 the data packet is transferred to the external memory 7 by the memory manager 5.

In the step S7, which follows to steps S5 and S6 it is checked if a next packet is received which has to be handled by the memory manager 5. If so, the procedure returns to step S1. If no data packet is received it is waited until the next data packet is received.

In addition the process according to Fig. 2b is processed. The processor 2 is requesting the next data packet to be processed. In step S8 it is detected if a read segment 62 of the internal memory is available to be preloaded with a data packet. This

can be the case if the processor has fully processed the actual data packet and transferred the processed data packet to the network 3 or the write section 61 of the internal memory 6. If none of the read segments 62 is available, the process returns
5 to step S8, otherwise it proceeds with step S9. The data packet which should be loaded in the available read section 62 is determined by the pointer memory in the scheduler 8 in step S9. It is the data packet with the next highest priority.

10 As the respective data packet is stored in the external memory 7 the data packet is transferred to the internal memory 6, particularly into the read section 62 which is ready to be loaded with an new data packet (step S10). After step 10 the process returns to step S8.

15 As the smallest possible configuration, one write section 61 and two read sections 62 are sufficient to perform the method according to the present invention. While in one of the read 62 sections the data packet which is currently processed is stored
20 in the other read section 62, the data package which has to be processed next is stored. If the processing of a data packet is faster than the preloading of a data packet in the internal memory 6 it can be useful to provide more than 2 read section 62 per processing entity and network interface, respectively.

25 It can be provided that in the data packet processing device context information is assigned to each of the data packets which has to be considered while processing the respective data packet. In this case the internal memory should have a size to
30 store both the context information and the respective data packet or a part of it to speed up the access also to the context information.

It can be provided that more than two read sections 62 per
35 processor 2 are available, which are preloaded with data packets which have to be processed as one of the next. The decision if the priority of data packets is high is then made as follows:

Given that the internal memory has a number x of read sections 62 to store a number of data packets to be processed. The priority of a respective data packet is high if the assigned priority information indicates that the data packet is within the next $x - 1$ ones to be processed, i. e. besides the actually processed data packet, which is stored in one of the read sections 62, a number $x - 1$ of remaining read segments 62 is left to store data packets with a high priority. The priority of a data packet is low if the assigned priority information indicates that the respective data packet is not within the next $x - 1$ ones to be processed.

Claims

1. Data packet processing device (1) for processing data
5 packets received from a network (3), including:
 - a processor (2) for processing data packets;
 - an interface (10) operable for transmitting data packets
10 to and from an external memory (7);
 - a scheduler (8) for assigning priority information to
received data packets, the priority information
determining an order of data packets to be processed;
 - an internal memory (6) for storing data packets;
 - a memory manager (5) operable to cause storing data
15 packets in the external memory (7) and to provide data
packets in the internal memory (6) for being processed in
the processing means (2);characterized in that
the memory manger provides data packets in the internal
memory for being processed by the processor subject to the
20 priority information assigned to the data packets.
2. Data packet processing device (1) according to claim 1,
characterized in that
depending on the priority information assigned to a data
25 packet, the memory manager (5) transfers the data packet
stored in the external memory (7) into the internal memory
(6).
3. Data packet processing device (1) according to claim 1 or
30 2,
characterized in that
depending on the priority information assigned to a data
packet, the memory manager (5) transmits the data packet
from the internal memory (6) to the external memory.

4. Data packet processing device (1) according to claim 2 or 3,
characterized in that
the memory manager means (5) keeps a data packet stored in
5 the internal memory (6) if the priority information
assigned to the data packet indicates a high priority, or
transmits the data packet to the external memory (7) if
the priority information assigned to the data packet
indicates a low priority.

10 5. Data packet processing device (1) according to claim 4,
characterized in that
the internal memory (6) has a size to store a number x of
data packets to be processed next,
15 wherein the priority of a data packet is high if the
assigned priority information indicates that the data
packet is within the next $x - 1$ ones to be processed
and/or wherein the priority of the data packet is low if
the assigned priority information indicates that the data
20 packet is not within the next $x - 1$ ones to be processed.

6. Method for processing data packets,
wherein data packets are received from a network;
wherein the data packets are processed;
25 wherein a priority information is assigned to the received
data packets, the priority information determining an
order of data packets to be processed;
wherein the data packets are stored in a fast accessible
memory (6),
30 wherein depending on the priority information assigned to
received data packets, the respective data packets are
provided in the fast accessible memory (6) for being
processed or transferred from the fast accessible memory
(6) to a main memory (7).

35

7. Method according to claim 6, wherein depending on the priority information assigned to data packets, the provision of the respective data packets in the fast accessible memory (6) for being processed is performed by
- 5 - transferring the respective data packet to the fast accessible memory (6) if the data packet is stored in said main memory (7); or
- 10 - keeping the respective data packet stored in the fast accessible memory (6) if the data packet is stored in the fast accessible memory (7).
8. Method according to claim 6 or 7, wherein the respective data packet is kept stored in the fast accessible memory (6) if the priority information assigned to the respective
- 15 data packet indicates a high priority, or is transferred to the main memory (7) to be stored if the priority information assigned to the respective data packet indicates a low priority.
- 20 9. Method according to claim 8 wherein the internal memory (6) has a size to store a first number x of data packets, wherein the priority of a data packet is high if the assigned priority information indicates that the data packet is within the next $x - 1$ ones to be processed,
- 25 and/or wherein the priority of a data packet is low if the assigned priority information indicates that the data packet is not within the next $x - 1$ ones to be processed.

THIS PAGE BLANK (USPTO)

Abstract


DATA PACKET PROCESSING

5

The invention relates to a data packet processing device for processing data packets received from a network, including: a processing means for processing data packets; an interface operable to transmit data packets to and from an external
10 memory; a scheduling means for assigning priority information to received data packets, wherein the priority information determines an order of data packets to be processed; an internal memory to store data packets; a memory managing means operable to store data packets in the external memory and
15 to provide data packets in the internal memory for processing in the processing means, wherein depending on the priority information of each of the data packets, the memory managing means provides the respective data packets assigned by the respective priority information in the internal memory for
20 being processed by the processing means.

Figure 1

THIS PAGE BLANK (USPTO)






Fig. 26




Fig. 2a

THIS PAGE BLANK (USPTO)